High-Performance Architecture Using Fast Dynamic Reconfigurable Accelerators
نویسندگان
چکیده
منابع مشابه
IMORC: An infrastructure and architecture template for implementing high-performance reconfigurable FPGA accelerators
The design, implementation and optimization of FPGA accelerators is a challenging task, especially when the accelerator comprises multiple compute cores distributed across CPU and FPGA resources and memories and exhibits data-dependent runtime behavior. In order to simplify the development of FPGA accelerators we propose IMORC, an infrastructure and architecture template that helps raising the ...
متن کاملHigh-performance computing using accelerators
A recent trend in high-performance computing is the development and use of heterogeneous architectures that combine fine-grain and coarse-grain parallelism using tens or hundreds of disparate processing cores. These processing cores are available as accelerators or many-core processors, which are designed with the goal of achieving higher parallel-code performance. This is in contrast with trad...
متن کاملDynamic Reconfigurable NoC (DRNoC) Architecture: Application to Fast NoC Emulation
The aim of this Chapter is to present a highly flexible reconfigurable NoC solution for commercial FPGAs on one side, and on the other side, to provide an innovative approach for fast NoC emulation. The reconfigurable on-chip communication solution that is proposed in this chapter is capable of being reconfigured by means of adapting routers, network interfaces and cores themselves. The main di...
متن کاملHigh-Performance Computing with Accelerators
T his issue of CiSE is based on work presented at the US National Science Foundation workshop, “Path to Petascale: Adapting Geo/Chem/Astro Applications for Accelerators and Accelerator Clusters,” held at the US National Center for Supercomputing Appli cations (NCSA) in early 2009. The workshop was designed to raise awareness about the emergence of accelerator-based high-performance computing (H...
متن کاملTwo-level Reconfigurable Architecture for High-Performance Signal Processing
High speed signal processing is often performed as a pipeline of functions on streams or blocks of data. In order to obtain both flexibility and performance, parallel, reconfigurable array structures are suitable for such processing. The array topology can be used both on the micro and macro-levels, i.e. both when mapping a function on a fine-grained array structure and when mapping a set of fu...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Very Large Scale Integration (VLSI) Systems
سال: 2018
ISSN: 1063-8210,1557-9999
DOI: 10.1109/tvlsi.2018.2814627